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Abstract—This paper presents a 6th order programmable 
bandpass dynamic-element-matching (DEM) that shapes 
the static mismatch error of a Nyquist DAC for any choice 
of center-frequency. The mismatch error can be shaped 
over a narrow or wide band, and up to 20% of Fs 
depending on the target application. This work 
demonstrates that for a 12-bit Nyquist DAC (5T–7B), the 
lowest in-band SFDR and IMD3 is 88dB and 80dB 
respectively, for various configurations of the DEM. The 
DEM hardware is implemented onto a XILINX FPGA 
using the System-Generator for DSPTM tool with results 
obtained for 155MHz Fs.  
 
Index Terms: Bandpass, DEM, Nyquist-DAC, programmable. 
I. INTRODUCTION 
High-speed DACs are critical building blocks in many 
communication application areas such as software-defined-
radios (SDRs). In SDRs, a high-speed DAC converts the 
digital bits to an RF signal. In this conversion process, a wide 
bandwidth RF-DAC is required to cover the signal bands of 
different radio standards, while maintaining high spectral 
purity in the presence of in-band interference. For wideband 
applications, the key parameters with respect to DAC 
performance are spurious-free-dynamic-range (SFDR), and 
intermodulation-distortion (IMD). Unfortunately, non-ideal 
circuit behavior causes static and dynamic errors in the DAC, 
which deteriorates SFDR and IMD performance. Static errors 
include random and deterministic errors due to the current 
source (CSrc) mismatches [1]. Dynamic errors include timing 
skew errors, common-duty-cycle errors, and jitter from clock 
sources. Furthermore, signal-dependent finite output-
impedance of the unit CSrc cell degrades the DACs dynamic 
performance at high frequencies.  
Several solutions have been proposed for Nyquist DACs to 
mitigate the impact of static errors and to improve the 
dynamic performance over the Nyquist band. The foreground 
or background techniques in [2-5] involve complex static 
calibrations using analog and digital circuitry. Dynamic 
element matching (DEM) using randomization methods [6, 
7] translates the distortion tones into white noise resulting in 
a flat spectrum across the entire band leading to in-band 
SNDR degradation. The data-weighted-averaging (DWA) 
scheme in [8] is a first-order mismatch shaping DEM, 
however element selection patterns using DWA introduces 
idle tones into the in-band portion of the spectrum. In time-
interleaved architectures [9], any mismatch between sub-
DACs limits the cancellation of image frequencies; these 
images fall within the in-band section of the overall DAC 
assuming full Nyquist operation. The above-mentioned 
techniques are not as effective in mitigating the DAC errors 
at high frequencies, therefore, the DAC’s SFDR and IMD 
performance degrades significantly above Fs/4. The worst 
SFDR and IMD reported in [2-9] over the Nyquist-band is 
78dB and 82dB respectively. Noise-shaping ∑∆ DACs [10] 
are an attractive choice for numerous applications due to their 
ability to tolerate high levels of static mismatch error. The 
combination of an oversampled noise shaped signal and DEM 
logic results in the mismatch error being pushed out of band. 
However, the requirement for the signal to be oversampled 
limits their usage in wideband applications.   
In this work, a 6th order programmable mismatch-shaping 
bandpass DEM solution for a Nyquist DAC is proposed. The 
solution shapes the DAC mismatch error for any choice of 
centre-frequency over a narrow or wide band, and up to 20% 
of Fs depending on target applications. This work 
demonstrates that for a 12-bit Nyquist DAC (5T–7B 
segmentation), the lowest in-band SFDR and IMD3 is 88dB 
and 80dB respectively, for different configurations of the 
DEM. The DEM design logic is implemented using a vector-
feedback DEM (VF-DEM) structure [11] onto a XILINX 
high-speed FPGA part. The proposed solution is fully-digital, 
configurable, and shows better SFDR, IMD performance as 
compared to existing static error alleviating techniques [2-9] 
over the Nyquist band.  
The paper is organized as follows: Section II overviews the 
DEM-DAC operation for a Nyquist DAC and the VF-DEM 
structure working principle. Section III describes the higher-
order programmable loop-filter design methodology and its 
efficient realization employed in the VF-DEM structure. 
Section IV, details the 5-bit VF-DEM hardware 
implementation onto a XILINX FPGA using System-
Generator for DSPTM (Sys-Gen) tool. Section V provides the 
simulation results for the DEM design employed in the MSB 
path of a 12-bit segmented Nyquist DAC. Finally, Section VI 
concludes the paper.   
II. DEM-DAC OPERATION 
The general diagram of a DEM structure employed in the 
MSB path of the segmented Nyquist DAC is shown in Fig. 1. 
A 𝐿-bit segmented DAC is split into a 𝑁-bit thermometer-
decoded MSB-DAC and a (𝐿 − 𝑁) bit binary-weighted LSB-
DAC. The output of MSB DEM-DAC 𝑦1[𝑘] and LSB-DAC 
𝑦2[𝑘]  are combined together to form 𝑦[𝑘]. The DEM 
structure in the MSB path consists of a digital-encoder block 
followed by an 𝑁-bit unary DAC. The DAC comprises of 𝑀 
elements, where 𝑀 = 2𝑁 . The amplitude value of the 
elements within the DAC are represented as 𝑤0, 𝑤1…𝑤𝑀−1. 
The digital-encoder block converts a 𝑁-bit MSB signal 𝑥1[𝑘] 
to a set of 1-bit signals 𝑑0,…𝑑𝑀−1, to control the elements in 
the DAC.  
To implement the DEM a VF-DEM structure similar to 
that proposed in [11] was used. The VF-DEM comprises of a 
vector-quantizer (VQ), a subtractor and a bank of mismatch-
shaping loop-filters as shown in Fig. 2. The output of the VQ 
𝑑𝑣[𝑘] is a vector containing a 1-bit signal which is fed back 
to subtractors, where it gets subtracted from the 𝑥1[𝑘]. The 
resulting error 𝑆𝑒[𝑘]  is then passed through a bank of 
mismatch-shaping loop filters. The filtered output 𝑆𝑓[𝑘]  acts 




































 stage of 
comparators












Fig. 2 VF-DEM implementation for an 𝑁 -bit DAC. 
 
The VQ is implemented using a bank of comparators and 
adders. In our design, the first-stage of comparator banks 
gives ranking to the filter banks based on their output value 
𝑆𝑓[𝑘]. The highest rank will be given to the filter bank with 
the larger output value and the second highest rank will be 
given to second largest output value of the filter bank and so 
forth. For an 𝑁-bit and 𝑀-level DAC, the total number of 
comparators required to realize the VQ are (𝑀2 + 𝑀 ) 2⁄  and 
number of comparators required in the first-stage are 
(𝑀2 − 𝑀 ) 2⁄ . The output of comparator banks in the first 
stage is then added using 𝑀  𝑛 -bit adders, where 𝑛 =
𝑙𝑜𝑔2(𝑀). The 𝑀 number of comparators in the final-stage 
outputs value ‘1’ based on the on 𝑥1[𝑘] with priority given to 
the largest output value of the adder. 
III. PROGRAMMABLE DEM DESIGN 
The flexibility of VF-DEM structure allows creating a 
DEM that is programmable in terms of choosing the order of 
mismatch-shaping filter, choice of the centre-frequency, and 
bandwidth of operation. The proposed design uses a 6th order 
loop-filter in VF-DEM structure with a bandpass response to 
shape the mismatch error of the MSB segment of Nyquist 
DAC. The loop-filter design methodology and its 
implementation for higher orders is detailed in the following 
subsections.  
A. Frequency-response of programmable loop-filter  
The coefficient values of the programmable 6th order IIR 
notch loop-filter employed in the VF-DEM structure is 
obtained using (1). Equation (1) states that the desired 
frequency-response for 𝐿𝑡ℎ order notch filter can be obtained 
by optimal placement of the combination of poles and zeros 
in the 𝑍 -plane. The optimal placement of the poles must 
ensure the stability of the filter. The numerator and 
denominator part of (1) represents the complex-conjugate 
zeros and the complex-conjugate poles respectively, where 𝑟 
is the radius of the poles.  
𝐻(𝑧) = [
(𝑧 − 𝑒𝑗𝜃)(𝑧 − 𝑒−𝑗𝜃)
(𝑧 − 𝑟𝑒𝑗𝜃)(𝑧 − 𝑟𝑒−𝑗𝜃)
]
𝐿
.                        (1) 
Fig. 3(a) shows the placement of complex-conjugate zeros 
and poles of the 6th order IIR notch loop-filter employed in 
the VF-DEM structure at Fs/8 center-frequency. Here, the 
complex-conjugate zeros that are placed with an angle 𝜃 on 
the unit-circle determines the center-frequency of the loop-
filter. The other two complex-conjugate zeros that are placed 
symmetrically around an angle 𝜃 creates notches on the right 
and left side of the center-frequency. The location of the 
complex-conjugate poles aligns with their complex-
conjugate zeros and are placed within the unit-circle using 𝑟 
<1 to ensure the stability of the filter. The placement of poles 
within the unit-circle determines the in-band attenuation and 
the out of band gain of the DEM response. In this work, the 
coefficient values for the 6th order DEM at Fs/8, Fs/4 and 3Fs/8 
centre-frequency is obtained using (1). Moreover, by altering 
the coefficient values i.e. the placement of poles and zeros, 
we can now control the shape of the mismatch error over a 
narrow or wide band for any choice of the centre-frequency. 
For example, the frequency-response for a narrow and wide 
band 6th order IIR notch filter at Fs/4 and Fs/8 centre-
frequency is shown in Fig. 3(b) and (c) respectively. 
B. Higher-order programmable loop-filter implementation 
The implementation of the stable 6th order programmable 
IIR loop-filter within the DEM structure is critical. As the 
order of the filter increases, so does the complexity of the 
implementation. Furthermore, for a fixed-point 
implementation, effects such as coefficient quantization, 
rounding errors, overflow and stability have to be carefully 
considered. For example, the numerator and denominator 
coefficients of the 6th order IIR notch filter realized using 
Direct-Form (DF) structure designed for Fs/8 center-
frequency using (1) are tabulated in Table I and the associated 
frequency-response is shown in Fig. 3(c). A 6th order filter 
realization using DF structure has a ±7 range of coefficient 
values, which means that a fixed-point implementation 
requires larger bit widths leading to increased hardware. 
Moreover, if each sample within the filter gets multiplied 
using larger coefficient values, this can cause data to 
overflow, leading to filter instability. A 6th order filter 
realization using DF structure is not a suitable choice of 
implementation considering stability, high-speed operation 
and hardware efficiency. Furthermore, the total number of 
multipliers required using DF realization for Table I 
coefficients are 12, which increases the DSP count.  
In this work, using the MATLAB residue function, we split 
the 6th order filter into three second-order-stages (SOS) called 
bi-quads for the parallel bi-quad implementation.  
TABLE I. 6TH ORDER DIRECT-FORM IIR NOTCH FILTER COEFFICIENTS AT FS/8. 
Numerator coefficients 
0 0.7347 -2.3715 3.5491 -3.1488 1.7184 -0.4686 
Denominator coefficients 
1 -3.5951 6.4624 -7.7250 6.4624 -3.5951 1 
TABLE II. 6TH ORDER FILTER DECOMPOSITION INTO 3 SOS STAGES 
SOS stages Numerator coefficients Denominator coefficients 
SOS I 0 0.1781 -0.2058 1 -1.414 1 
SOS II 0 0.3451 -0.0629 1 -0.1899 1 












































































Fig. 3 6th order IIR notch filter (a) complex-conjugate poles and zeros in the z-plane at Fs/8, (b) narrow-band frequency-response at Fs/4, (c) wide-band 
frequency-response at Fs/8, (d) realization as a three bi-quad stages in parallel with each stage implemented using DF-II structure. 
 
 
The advantage of the bi-quad structure is that it is less 
sensitive to quantization effects and requires a lower number 
of bits to represent the coefficients resulting in reduced 
hardware. The SOS stages coefficients are tabulated in Table 
II. The coefficients shown for parallel bi-quad structure in 
Table II have a significantly smaller range from ±2  as 
compared to coefficients shown for the DF implementation 
in Table I. The reduced range of the coefficient values for 
each SOS stage enables the realization of higher-order filters 
using lower bit widths in the signal paths, while also 
introducing less quantization errors. Moreover, the total 
number of multipliers required for the 6th order filter using 
parallel bi-quad structure are 9, which helps to reduce the 
DSP count. In addition, the parallel bi-quad structure enables 
changing of the filter order to 2, 4 or 6 by selecting the 
number of bi-quad stages in the filter. This approach is also 
used to obtain the SOS stages coefficients at Fs/4 and 3Fs/8 
centre-frequencies.  
DEM designs for oversampling converters tend to use a 
cascade of integrators structure, however; the parallel bi-quad 
in this design exhibits lower latency and is more suitable for 
the high-speed operation of Nyquist-rate D/A converters. The 
6th order IIR notch filter implementation using three bi-quad 
stages in parallel is shown in Fig. 3(d). Each bi-quad stage is 
implemented as a hardware efficient Direct-Form II (DF-II) 
structure. The VF-DEM hardware realization is discussed in 
the next section.  
IV. PROGRAMMABLE DEM IMPLEMENTATION 
Fig. 4 shows the hardware realization of a VF-DEM using 
the XILINX Sys-Gen tool targeting the high-speed FPGA 
part (xczu7ev-ffvc1156-2e). The hardware is realized using 
in-built adders, multipliers, delay elements and M-code 
blocks for a 5-bit MSB DAC. For the design, the word-
lengths of the programmable coefficients and the data paths 
within the DEM filter 𝐻(𝑧) were chosen to be 10 and 11 bits 
respectively, which are sufficient to achieve low round-off 
noise and to maintain sufficient accuracy. The VF-DEM 
output i.e. the VQ output is 32 parallel 1-bit digital signals 
(𝑑0…𝑑31) containing 1’s and 0’s. Each 1-bit digital signal is 
gained by the gain block in the feedback path. The 5-bit 
output of the gain block gets subtracted from the 5-bit MSB 
code using a subtractor and its 6-bit output is fed to the filter 
block. The VQ is implemented using an M-code block, which 
performs 496 comparisons on the 32 11-bit filter outputs 
(𝐹0…𝐹31) in the first-stage. The comparators generate a one-
bit signal internally. For example, using the first comparator, 
if 𝐹0 ≥  𝐹1  the comparator sets 𝑤1 = 1  and 𝑤1̅̅̅̅ = 0 , 
otherwise, 𝑤1 = 0 and 𝑤1̅̅̅̅ = 1 which is illustrated in Fig. 4. 












VQ implemented using 








if 𝑭𝟎 ≥  𝑭𝟏 
𝒘𝟏 = 𝟏 
            𝒘𝟏̅̅ ̅̅ = 𝟎 
else 
𝒘𝟏 = 𝟎 
            𝒘𝟏̅̅ ̅̅ = 𝟏 
 
 if 𝑭𝟑𝟎 ≥  𝑭𝟑𝟏 
𝒘𝟒𝟗𝟔 = 𝟏 
            𝒘𝟒𝟗𝟔̅̅ ̅̅ ̅̅ = 𝟎 
else 
𝒘𝟒𝟗𝟔 = 𝟎 
            𝒘𝟒𝟗𝟔̅̅ ̅̅ ̅̅ = 𝟏 
 
 

































𝒀𝟎 = 𝒘𝟏 + ⋯ + 𝒘𝟑𝟏 





Fig. 4 VF-DEM h/w realization in Sys-Gen for a 5-bit unary-weighted DAC. 
 
The comparator outputs are summed using 32 5-bit adders 
realized using M-code. The adder outputs ( 𝑌0 … 𝑌31 ) are 
compared using a final-stage of 32 comparators to produce a 
digital output to the DAC.  
V. SIMULATION RESULTS 
The programmable 6th order bandpass mismatch-shaping 
DEM is verified using the XILINX Sys-Gen tool for a 12-bit 
(5T-7B segmentation) Nyquist DAC. The realized 5-bit VF-
DEM logic latency is 6.43ns, which means that the DEM can 
operate up to 155MHz Fs. The VF-DEM FPGA logic 
resources are reported in Table III. The VF-DEM off/on 
single and dual tone spectrum over a narrow and wide band 
for a 12-bit Nyquist DAC at Fs/4 and Fs/8 center-frequencies 
is shown in Fig. 5(a) and (b) respectively. The Fs is 155MHz 
and it is normalized to 1 in the plots. In this case, the 5-bit 
MSB DEM-DAC output is combined with a 7-bit ideal 
binary-weighted LSB DAC. In this work, a 0.5% Gaussian 
distributed mismatch error on the DAC elements is used. The 
narrow and wide band performance is evaluated over 
15.5MHz and 31MHz respectively around the center-
frequencies. To obtain IMD results, the two tones are placed 
±5% around the center-frequency. The min, max and average 
SNDR, SFDR and IMD3 results for 6th order DEM evaluated 
over a wide band using 100 Monte-Carlo (MC) runs at Fs/8, 
Fs/4, and 3Fs/8 center- frequencies are tabulated in Table IV.  
TABLE III. 6TH ORDER TUNABLE BANDPASS VF-DEM FPGA LOGIC RESOURCES. 
Logic type DSPs LUTS Registers 
No. of units 288 12515 2112 











(a) DEM on/off performance at Fs/4 for single/dual tone spectrum using narrow bandwidth  
 
Fig. 5(a) VF-DEM on/off single/dual tone spectrum showing narrow-band performance at Fs/4 using 155MHz Fs, (b) VF-DEM on/off single/dual tone spectrum 
showing wide-band performance at Fs/8 using 155MHz Fs. 
TABLE IV. 6TH ORDER VF-DEM OFF/ON MIN, MAX AND AVG SNDR, SFDR AND 
IMD3 RESULTS FOR A 12-BIT NYQUIST DAC AT FS/8, FS/4, 3FS/8 CENTRE-
FREQUENCIES USING 100 MC RUNS OVER 20% OF FS. 
At Fs/8 center-frequency 
 Ideal VF-DEM off VF-DEM on 
(dB) Avg.  Min  Max  Avg.  Min  Max  Avg.  
SNDR  77.5 67.51 74.95 71.60 66.96 69.74 68.38 
SFDR 95 70.19 83.89 77.83 88.22 92.00 90.21 
IMD3 93 67.32 83.43 74.90 85.13 91.88 86.52 
At Fs/4 center-frequency 
 Ideal VF-DEM off  VF-DEM on  
(dB) Avg.  Min  Max  Avg.  Min  Max  Avg.  
SNDR 77.5 61.71 73.20 68.15 68.81 69.97 69.44 
SFDR 95  62.24 81.27 72.27 89.08 92 90.79 
IMD3 93 65.34 76.28 70.60 80.34 84.50 81.77 
At 3Fs/8 center-frequency 
 Ideal VF-DEM off  VF-DEM on 
(dB) Avg.  Min  Max  Avg.  Min  Max  Avg.  
SNDR 77.5  68.02 74.81 72.55 66.46 69.44 68.20 
SFDR 95 70.19 84.93 78.77 88.27 91.75 89.84 
IMD3 93 66.24 79.93 71.72 85.31 92.00 89.57 
 
The table shows that the SFDR and IMD3 performance of the 
DAC improves ~ 12dB and ~ 10dB respectively for any 
choice of center-frequency of the 6th order DEM over a wide 
band. Figure 6 shows the SNDR, SFDR versus input-signal 
amplitude plot for VF-DEM enabled case at Fs/8 evaluated 
over wide band. The amplitude of the input-signal is swept 
from -60dB to full-scale. The plot shows a linear relationship 
between SNDR, SFDR and the amplitude of an input-signal.  
 
 
Fig. 6 SNDR, SFDR vs input amplitude sweep from -60dB to full-scale at 
Fs/8 evaluated over wide band. 
VI. CONCLUSION 
A wideband 6th order programmable mismatch shaping 
bandpass DEM for a Nyquist DAC is proposed. The DEM 
can shape the mismatch error over a narrow or wide band for 
any choice of centre-frequency. The mismatch shaping filter 
and the associated DEM logic is designed for high-speed 
operation while also reducing area and the sensitivity to 
quantization and round-off errors. The DEM structure in this 
work supports five MSB bits of a Nyquist DAC and is 
realized using FPGA logic. The design demonstrates that for 
a 12-bit Nyquist DAC, the lowest in band SFDR and in-band 
IMD3 is 88dB and 80dB respectively, for various 
configurations of the DEM. 
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